
# Keysight Technologies M8030A Multi-Channel BERT





### M8030A Multi-Channel BERT

The Keysight Technologies, Inc. M8030A multi-channel BERT provides a solution for J-BERT applications that require more than four channels. It supports up to 10 pattern generators and up to 10 analyzer channels for cases where multi-channel test applications, like PCIe<sup>®</sup>, passive optical network (PON) or ATE like applications are a must.

Due to the increasing complexity of devices and higher data rates, testing is more critical and complex. While single-lane testing might be sufficient at lower speeds, higher data rates increase the probability of crosstalk problems, making the use of multi-lane testing with different aggressor and victim signals more important. When multi-channel measurements are required in order to speed up throughput or test under real application conditions, the M8030A is the perfect tool.

### M8020A Modules

The M8030A multi-channel BERT is 100 percent compatible with available J-BERT M8020A modules. Its ability to support the M8041A and the M8051A J-BERT modules protects your existing module investment. The AXIe embedded controller is also supported and can be easily used along with M8041A/51A J-BERT modules to create an integrated and highly compact test environment. For more details on available configurations, please see the Configuration Guide section in this data sheet.

### Applications

The M8030A multi-channel BERT is designed for R&D and test engineers characterizing and verifing compliance of chips, devices, boards, and systems with multiple I/O ports up to 16 Gb/s, which are used in various industry segments dealing with computer devices, communication equipment, and others. Typical applications include:

- PCIe multi-channel tests
- PON ATE test (when a low number of channels is sufficient)
- 40GBASE and 100GBASE ports using 4 and 10 Gb/s ports

### Features

- Data rates up to 8.5 Gb/s and 16 Gb/s
- Up to 10 BERT pattern generator and analyzer channels in a 14-slot AXIe chassis
- Integrated and calibrated jitter injection: RJ, PJ1, PJ2, SJ, BUJ, sinusoidal level interference (common-mode and differential-mode), SSC (triangular and arbitrary, residual) and clock/2
- Clock synchronization between all modules
- 8 tap de-emphasis, positive and negative
- Integrated jitter, de-emphasis and adjustable ISI, for each channel individually
- Interactive link training for PCI Express®
- Individually adjustable generator channel delay and pattern sequence
- Built-in clock recovery and equalization
- All options and modules are upgradeable

### Benefits

- Increases test efficiency with higher throughput when testing multiple channels simultaneously
- Protects and leverages your investment in M8041A and M8051A modules by using them in J-BERT M8020A and M8030A BERT configurations
- Keeps-up with your test needs by enabling the addition of modules and required options as needed
- Ease of use by applying the same M8070A software for both, M8030A multi-channel BERT and J-BERT M8020A
- Minimizes the number of signal degrading reflections resulting from high-speed switches in your test setup

## M8000 Series of BER Test Solutions

Simplified, time-efficient testing is essential when you are developing next-generation computer, consumer, or communication devices.

The Keysight M8000 Series is a highly integrated BER test solution for physical layer characterization, validation, and compliance testing.

With support for a wide range of data rates and standards, the M8000 Series provides accurate, reliable results that accelerate your insight into the performance margins of high-speed digital devices.

M8000 Series of BER test solutions Highly integrated and scalable for simplified, time efficient testing




Figure 1. The M8000 Series BER test solution is highly integrated and scalable to address the challenges of the


next generation of high-speed digital receiver test

## M8030A Multi-Channel PCIe Receiver Test Application

The M8030A multi-channel BERT is a highly integrated receiver test system that can be configured for testing of up to 10 lanes, each with up to 16.2 Gb/s . Each pattern generator of the M8041A or M8051A module can be equipped with built-in impairments like timing jitter, amplitude interference, and channel emulation. It is the ideal solution for characterizing chipsets interfaces with multiple lanes or multiple ports.

Figure 2 shows an example of a characterization setup of a test chip with a PCI Express interface operating with a common reference clock. Each of the lanes can be stimulated and analyzed simultaneously. To emulate a real world scenario as closely as possible, each of the receiver ports can be stressed with independent jitter frequency and amplitude, allowing edges of neighboring channels to move throughout the victim's eye. Measurements like jitter tolerance characterization can be executed on each lane independently.

Compared to serial BERT setups, the M8030A increases the test throughput.



The PCI test solution offers:

- Up to eight PCI Express lanes that can be tested simultaneously
- The ability to equip each PG with full stress capabilities, including channel loss emulation data rates 5 Gb/s and higher
- Fully simulated crosstalk effects in each pattern generator by modulating with low frequency SJ
- Setup recommendations for test chips, which can be forced into a test mode

Figure 2. PCIe x8 receiver test setup for ASIC test

### M8030A PON Test Application

Passive optical networks (PON) are based on time division multiple access (TDMA) as used by GPON, BPON, EPON, and the emerging NG-PON. In this system, the most critical sub-module is the receiver RX of the optical line terminal (OLT) in the central office, which has to address the upstream signal bursts arriving from the optical network units (ONU) as shown in Figure 3. The timing of the bursted pattern on each channel, the control of the number of preamble bits, and timing of the required control signals are challenging.

Figure 3 shows a test setup consisting of an M8030A with M8041A and M8051A modules, Keysight's Lightwave Measurement System (LMS) 8163B/8164B, and a digital communication analyzer (DCA-X) 81600D emulating the important portions of a PON. The exact timing capability for the two data bursts and the related laser control signals is essential for standard-compliant testing and characterization of the OLT's receiver. The pattern sequencer allows the set-up and generation of the burst-packages with the desired content.




Figure 3. The M8000 Series BER test solution is highly integrated and scalable to address the test challenges of the next generation of high-speed digital receiver test

The M8030A provides:

- One to 10 synchronized pattern generator channels; analyzer configurable as one channel
- Powerful pattern sequencer that allows the setup of data bursts and control signals, and options to use "CTRL OUT" or data outputs for control signals, depending on the timing resolution required
- Masking of the analyzer's expected pattern to measure the BER only on payload
- Clock recovery to deal with bursted data
- Scripting interface, IronPython, to control other instruments in the test setup
- DUT control interface to read out error counters of the DUT

### M8070A System Software for M8000 Series of BER Test Solutions

The M8030A is controlled from the Keysight M8070A system software, the same software platform used to control the J-BERT M8020A high performance BERT. This saves time and money since it eliminates the need to learn a new multi-channel test environment.

The M8070A software platform can be extended with software plug-in modules like the MIPI® M8085A. In addition, it is possible to add your own software to control an external DUT. For example, you may require to read BER from an external DUT through your software. This control interface needs to be written in broadly known IronPhyton. The M8070A provides full programming environment with interpreter, library and programming examples for IronPhyton.




Figure 4. The M8070A graphical user interface showing the system view




Figure 5. The IDE for Ironphyton DUT control interface

The M8070A system software's *module view* provides an easy to understand overview of the module and channel configuration. As shown in Figure 6, the system view gives an immediate overview of the status of each channel. Using *module view*, parameters related to connectors can be modified according to the test application. An overview screen provides a quick summary of the status of the outputs, locking of the error detectors, and BER.

|           | 70A       |           |            |              |                     |            |               |             |            |            |                        |                       |              | ? _ 🗆      | ; |
|-----------|-----------|-----------|------------|--------------|---------------------|------------|---------------|-------------|------------|------------|------------------------|-----------------------|--------------|------------|---|
| le App    | olication | System    | Clock Gene | erator Analy | zer Pattern:        | s Measurem | ents Utilitie | s Window    | Help       |            |                        |                       |              |            | 4 |
| Module    | s View    | 📇 Groups  | View       |              |                     |            |               |             |            |            |                        |                       |              |            |   |
| -<br>-    | · . ·     |           |            |              |                     |            |               |             |            |            |                        |                       |              |            |   |
|           |           |           | Channel 1  |              |                     | Channel 2  |               |             |            |            | Paramete               | rs<br>7∨ B⊞           |              |            | Ŧ |
| Clk       | Gen       | Data In   | Data Out   | Simulation   | Data In             | Data Out   | Simulation    | Ref Clk Out | Clk Out    |            | ~ -                    | · •                   |              |            |   |
|           |           |           |            |              |                     |            |               |             |            | ()         | • Amp                  |                       |              | M1.DataOut |   |
| Trig      | Out       | Sys Out A | Sys Out B  | Ctrl Out A   | Sys In A            | Sys In B   | Ctrl In A     | Ctrl In B   |            |            |                        | mphasis<br>put Timing |              | M1.DataOut |   |
|           |           | Channel 1 |            |              | Channel 2           |            |               |             |            |            | E LE J                 |                       |              | M1.DataOut |   |
| Da        | ta In     | Data Out  | Simulation | Data In      | Data Out            | Simulation | Ctrl Out A    | Ctrl In A   | Ctrl In B  | <i>(</i>   | HE I                   |                       |              | M1.DataOut |   |
|           |           |           |            |              |                     |            |               |             |            | 0          | • Jitte                | r Sweep               |              | M1.DataOut | 1 |
|           | -         | Channel 1 |            |              | Channel 2           |            |               |             |            |            | • Inte                 | rsymbol In            | terference   | M1.DataOut | 1 |
| Dal       | ta In     | Data Out  | Simulation | Data In      | Data Out            | Simulation | Ctrl Out A    | Ctrl In A   | Ctrl In B  |            | • Inte                 | rference              |              | M1.DataOut | 1 |
|           |           | Channel 1 |            |              | Channel 2           |            |               |             |            |            |                        |                       |              |            |   |
| Dal       | ta In     | Data Out  | Simulation | Data In      | Data Out            | Simulation | Ctrl Out A    | Ctrl In A   | Ctrl In B  | 0          |                        |                       |              |            |   |
| _         |           | Channel 1 |            |              | Channel 2           |            |               |             |            |            |                        |                       |              |            |   |
| Dal       | ta In     | Data Out  | Simulation | Data In      | Data Out            | Simulation | Ctrl Out A    | Ctrl In A   | Ctrl In B  | <i>?</i>   |                        |                       |              |            |   |
| atus Indi | cators    |           |            |              |                     |            |               |             |            |            |                        |                       |              |            |   |
| Module    | Char      | inel Bit  | t Rate     | Data         | Generator<br>Output | Jitter     | Data          | BRM         | CDR Unlock | Data Loss  | Analyzer<br>Symbol Los | Sync Loss             | Error Ratio  |            | - |
|           | 1         | 5.00      | 000 Gb/s   | Block 1      | 0                   | 0          | Block         | -           | 0          | 0          | 0                      | 0                     | BER 0.00e+00 | XX         |   |
| M2 🌹      | 2         | 5.00      | 000 Gb/s   | Block 1      | Õ                   | Õ          | Block         | 1 0         | 0          | 0          | 0                      | 0                     | BER 0.00e+00 | XX         |   |
| мз 🖊      | 1         | 5.00      | 000 Gb/s   | Block 1      | 0                   | 0          | Block         | 1 0         | 0          | 0          | 0                      | 0                     | BER 0.00e+00 | XX         |   |
| M3 🎮      | 2         | 5.00      | 000 Gb/s   | Block 1      | 0                   | 0          | Block         | 1 🔘         | $\bigcirc$ | $\bigcirc$ | $\bigcirc$             | $\bigcirc$            | BER 0.00e+00 | XX         |   |
|           | 1         | 5.00      |            | Block 1      | •                   | 0          | Block         | ~           | $\bigcirc$ | 0          | 0                      | 0                     | BER 0.00e+00 | XX         |   |
| M4 💆      |           |           |            |              |                     | 0          | Block         | 1           | 0          | 0          | 0                      | 0                     | BER 0.00e+00 | X+X        |   |
| м4 🏓      | 2         | 5.00      | 000 Gb/s   | Block 1      |                     | 0          | Block         |             | ŏ          | ŏ          | Õ                      | Õ                     | BER 0.00e+00 | XX         |   |

Figure 6. M8030A module view configured with 1x M8041A and 4x M8051A

In the analyzer view, various types of result analysis are available. In Figure 7 the color-coded eye diagram measurement is shown. In addition to this, eye-contour measurements, output timing, output level, jitter tolerance measurements, and bit error ratio measurements are provided for each channel individually, for up to 10 channels.




Figure 7. M8030A configured with 10 channels showing a color-coded eye diagram of one analyzer channel

### M8030A Technical Specifications

The M8030A multi-channel BERT uses the M8041A and M8051A, and the M8192A modules. For specifications on the M8030A modules, please refer to the following data sheets:

| Module type   | Literature number |
|---|-------------------|
| M8041A, M8051A, high-performance BERT - Data Sheet        | 5991-3647EN       |
| M8192A, multi-channel synchronization module - Data Sheet | 5991-2863EN       |
| M9536A, AXIe embedded controller - Data Sheet             | 5990-7756EN       |


### Configuration and Ordering Information

The M8030A is a modular test solution that can be tailored to your specific needs, from two channels with one M8041A, to up to 10 channels. Two bundles are available, depending on if an embedded PC is required:

| Bundle      | Description   |
|-------------|---|
| M8030A-BU11 | Includes an M9536A embedded controller, 14-slot AXIe chassis, and pre-installed software licenses |
| M8030A-BU2  | Requires an external PC, connected to the M9521A controller in the M8030A via PCIe                |

1. When using many channels M8030A-BU1 is recommend to improve control speed.

### Configuration and Ordering Information



### Ordering information

| Model       | Description   |
|-------------|---|
| M8030A      | Multi-channel BERT  |
| M8030A-BU1  | Bundle consisting of one M9514A 14-slot AXIe chassis and one M9536A AXIe embedded PC controller with 16 GB RAM option |
| M8030A-BU2  | Bundle consisting of one M9514A 14-slot AXIe chassis  |
| M8041A      |   |
| M8041A-C081 | BERT one channel, data rate up to 8.5 Gb/s  |
| M8041A-C161 | BERT one channel, data rate up to 16 Gb/s   |
| M8041A-G081 | Pattern generator one channel, data rate up to 8.5 Gb/s   |
| M8041A-G161 | Pattern generator one channel, data rate up to 16 Gb/s  |
| M8051A      |   |
| M8051A-C081 | BERT one channel, data rate up to 8.5 Gb/s  |
| M8051A-C161 | BERT one channel, data rate up to 16 Gb/s   |
| M8051A-G081 | Pattern generator one channel, data rate up to 8.5 Gb/s   |
| M8051A-G161 | Pattern generator one channel, data rate up to 16 Gb/s  |
| M8070A      |   |
| M8070A-0NP  | System software for M8000 Series of BER test solutions, network/floating, perpetual license                           |
| M8070A-0TP  | System software for M8000 Series of BER test solutions, transportable, perpetual license                              |
| M8070A-1NP  | DUT control interface, network/floating, perpetual license  |
| M8070A-1TP  | DUT control interface, transportable, perpetual license   |
| M8192A      |   |
| M8192A      | Synchronization module for M8190A or M8051A modules   |

1. For additional software licenses, see Keysight J-BERT M8020A - Data Sheet

### Related products

| Model      | Description  |
|------------|--|
| M8192A-802 | Clock cable for the synchronization module (M8192A)                                      |
| N4910A     | Matched cable pair, 85 cm long, 2.4 mm (m f) to 2.4 mm (m f) for data outputs and inputs |
| Y1221A     | AXIe filler module single slot   |
| Y1229A     | Rail kit for M9514A AXIe chassis   |
| Y1234A     | Protective cover for M9514A AXIe chassis   |
| Y1206A     | Keyboard and optical mouse   |

### Warranty

| R1280A      | Return-to-Keysight warranty - 3 years (standard)                |
|-------------|---|
| R1380-M80XX | Service for M8000 Series of BER test solutions                  |
| PS-S10      | Remote scheduled productivity assistance, select 1 to 999 hours |
| PS-S20      | Startup assistance  |


### Step-by-Step Configuration Guide

The M8030A multi-channel BERT is scalable and consists of:

- BERT modules: M8041A and up to four M8051A modules
- M8192A clock synchronization module
- M8070A system software
- Infrastructure such as chassis and embedded controller
- Accessories
- Services

The following steps will guide you through configuring a turn-key M8030A multi-channel BERT.

| Step 1     | Choose a 14-slot chassis and select the way you want to control the modules; usage without a chassis is not possible   |
|------------|--|
| Option     | Description  |
| M8030A-BU1 | AXIe chassis, 14-slot with embedded AXIe controller. Software is pre-installed on embedded controller.<br>This option is recommended when the setup is remotely controlled   |
| M8030A-BU2 | AXIe chassis, 14-slot; does not include a PC. Customer requires an external PC.<br>Recommended configuration if the user needs M8041A with several M8051A modules. External PC needs to be connected using<br>the PCIe interface |
| M9048A     | PCIe desktop adapter: Gen2, x8, clock isolation is needed if option M8030A-BU2 is selected and highest download speed is required. Not needed if the USB interface is used   |
| M9045B     | PCIe laptop adapter: Gen1, x1 is needed if Option M8030A-BU2 is selected and highest download speed is required  |



| Step 3     | Choose the 1st BERT module – optional selections<br>M8041A 8.5/16 Gb/s generator analyzer clock, 3-slot AXIe module  |
|------------|--|
| Option     | Description  |
| M8041A-0A2 | Second channel for analyzer, license, only valid if Option M8041A-C08 or M8041A-C16 is ordered   |
| M8041A-0A3 | Analyzer equalization, module-wide license, only valid if Option M8041A-C08 or M8041A-C16 is ordered   |
| M8041A-0G2 | Second channel for pattern generator, license  |
| M8041A-0G3 | Advanced jitter sources for receiver characterization, module-wide license   |
| M8041A-0G4 | 8-tap de-emphasis, module-wide license   |
| M8041A-0G5 | Adjustable Inter-symbol Interference (ISI), module-wide license  |
| M8041A-0G6 | Reference clock input with multiplying PLL, clock-group-wide license   |
| M8041A-0G7 | Level interference sources for receiver characterization, module-wide license  |
| M8041A-0S1 | Interactive link training for PCI Express, clock-group-wide license, requires Option 0G4 to allow de-emphasis negotiation.<br>Only valid if Option C08 or C16 is ordered |
| M8041A-0S2 | SER/FER analysis for coded and re-timed loop-back, clock-group-wide license. Only valid if Option C08 or C16 is ordered  |

Step 4

Choose the 2nd BERT module - basic selection



# M8051A 8.5/16 Gb/s generator analyzer, 2-slot AXIe module; requires a M8041A module in slots 2-4

| Option-No  | Description   |
|------------|---|
| M8051A-C08 | BERT, one channel, data rate up to 8.5 Gb/s               |
| M8051A-C16 | BERT, one channel, data rate up to 16 Gb/s                |
| M8051A-G08 | Pattern generator, one channel, data rate up to 8.5 Gb/s  |
| M8051A-G16 | Pattern generator, one channel, data rate up to 16 Gb/s   |
|            |   |
| Step 5     | Choose the 2nd BERT module – optional selections          |
|            | M8051A 8.5/16 Gb/s generator analyzer, 2-slot AXIe module |
| Option-No  | Description   |

| οριιοπ-ινο | Description  |
|------------|--|
| M8051A-0A2 | Second channel for analyzer, license; only valid if Option M8051A-C08 or M8051A-C16 is ordered       |
| M8051A-0A3 | Analyzer equalization, module-wide license; only valid if Option M8051A-C08 or M8051A-C16 is ordered |
| M8051A-0G2 | Second channel for pattern generator; license  |
| M8051A-0G3 | Advanced jitter sources for receiver characterization, module-wide license                           |
| M8051A-0G4 | 8-tap de-emphasis, module-wide license   |
| M8051A-0G5 | Adjustable inter-symbol interference ISI, module-wide license  |
| M8041A-0G7 | Level interference sources for receiver characterization, module-wide license                        |
|            |  |

Step 6

For 2nd, 3rd, and 4th M8051A modules, repeat Steps 4 and 5

| Step 7    | Choose M8192A clock synchronization module if not already available.<br>This module is required for all combinations of M8041A and any number of M8151As |
|-----------|--|
|           |  |
| Option-No | Description  |
| M8192A    | M8192A multi-channel synchronization module for M8190A and M8030A multi-channel BERT   |

| Step 8     | Choose BER test system software; must select one of two options |
|------------|---|
| Option-No  | Description   |
| M8070A-0TP | Transportable license for M8000 software                        |
| M8070A-0NP | Network license for M8000 software                              |

| Step 9     | Test automation software for PCIe, USB, SATA RX test is not a part of the M8030A multi-channel J-BERT structure.<br>Order if needed |
|------------|---|
| Option-No  | Description   |
| N5990A-010 | Required option   |
| N5990A-101 | Support for PCI Express Gen1, Gen2, and Gen3 receiver tests for J-BERT and M8000  |
| N5990A-102 | Support for USB 2.0 and 3.0 receiver tests for J-BERT, M8000, and ParBERT 7 Gbit/s (USB 3.0 only)                                   |
| N5990A-103 | Support for SATA 1.0, 2.0, and 3.0 RSG tests for J-BERT and M8000   |
| N5990A-301 | PCI Express 3.0 link training suite for J-BERT and M8000  |
| N5990A-501 | PCI Express link equalization tests   |
| N5990A-302 | USB 3.0 and 3.1 link training suite for J-BERT M8020A and N4903B  |
| N5990A-303 | SATA link training suite for J-BERT M8020A and N4903B   |
| N5990A-155 | DisplayPort receiver test for J-BERT M8020A and N4903B and ParBERT 3.35, 7, and 13.5 Gb/s   |
| N5990A-165 | MIPI M-PHY® receiver test for J-BERT M8020A and N4903B, and ParBERT 7 Gb/s  |
| N5990A-365 | MIPI M-PHY frame generator for J-BERT M8020A and N4903B, and ParBERT 7 for 13.5 Gb/s  |
|            |   |
| Step 10    | Choose accessories  |
| Option     | Description   |

| N4910A     | Matched cable pair, 85 cm long, 2.4 mm (m f) to 2.4 mm (m f) for data outputs and inputs |
|------------|--|
| M8051A-802 | Clock cross-over distribution cable for M8051A   |
| Y1221A     | AXIe filler module single slot   |
| Y1229A     | Rail kit for M9514A AXIe chassis   |
| Y1234A     | Protective cover for M9514A AXIe chassis   |
| Y1206A     | Keyboard and optical mouse   |

### Default accessories included with shipment

| M8041A module | Eight 50 $\Omega$ terminations, commercial calibration report ("UK6"), certificate of calibration, and ESD protection kit               |  |
|---------------|---|--|
| M8051A module | Four 50 Ω terminations, clock synchronization cable (M8051A-802), commercial calibration report ("UK6"), and certificate of calibration |  |
| M8030A-BU1    | M9514A AXIe chassis with embedded controller, USB cable, Getting Started Guide, AXIe filler panel, and power cord                       |  |
| M8030A-BU2    | M9514A AXIe chassis, USB cable, Getting Started Guide, AXIe filler panel, and power cord  |  |
| M8070A        | CD-ROM with M8070A system software  |  |

| Step 11  | Choose warranty and service plan  |             |
|--|---|-------------|
| Option-No  | Description   |             |
| R1280A   | 3-year return-to-Keysight warranty and service plan   |             |
| R1380-M80XX  | Service for M8000 Series of BER test solutions  |             |
| PS-S10   | Remote scheduled productivity assistance. Select 1 to 999 hours   |             |
| PS-S20   | Startup assistance (one day)  |             |
| Step 12  | Upgrades for M8041A   |             |
| M8041A-U16   | Upgrade to 16 Gb/s data rate from M8041A-G08 and M8041A-C08, module-wide license                              |             |
| M8041A-UA2   | Upgrade of M8041A to second channel for analyzer, license   |             |
| M8041A-UA3   | Upgrade of M8041A to analyzer equalization, module-wide license   |             |
| M8041A-UED   | Upgrade to BERT from M8041A-G08 and M8041A-G16, module-wide license   |             |
| M8041A-UG2   | Upgrade of M8041A to second channel for pattern generator, license  |             |
| M8041A-UG3   | Upgrade of M8041A to advanced jitter sources for receiver characterization, module-wide license               |             |
| M8041A-UG4   | Upgrade of M8041A to multi-tap de-emphasis, module-wide license   |             |
| M8041A-UG5   | Upgrade of M8041A to adjustable inter-symbol interference (ISI) for all S/N, module-wide license <sup>1</sup> |             |
| M8041A-UG6   | Upgrade of M8041A to reference clock input with multiplying PLL, clock group-wide license                     |             |
| M8041A-UG7   | Upgrade of M8041A to advanced interference sources for receiver characterization, module-wide license         |             |
| M8041A-US1   | Upgrade of M8041A to interactive link training for PCI Express, clock group-wide license                      |             |
| M8041A-US2   | Upgrade of M8041A to SER/FER analysis for coded and re-timed loop-back, clock group-wide license              |             |
| Step 13  | Upgrades for M8051A   |             |
| M8051A-U16   | Upgrade to 16 Gb/s data rate from M8051A-G08 and M8051A-C08, module-wide license                              |             |
| M8051A-UA2   | Upgrade of M8051A to second channel for analyzer, license   |             |
| V8051A-UA3   | Upgrade of M8051A to analyzer equalization, module-wide license   |             |
| M8051A-UED   | Upgrade to BERT from M8051A-G08 and M8051A-G16, module-wide license   |             |
| M8051A-UG2   | Upgrade of M8051A to second channel for pattern generator, license  |             |
| M8051A-UG3   | Upgrade of M8051A to advanced jitter sources for receiver characterization, module-wide license               |             |
| M8051A-UG4   | Upgrade of M8051A to multi-tap de-emphasis, module-wide license   |             |
| M8051A-UG5   | Upgrade of M8051A to adjustable inter-symbol interference (ISI) for all S/N, module-wide license <sup>1</sup> |             |
| M8051A-UG7   | Upgrade of M8051A to advanced interference sources for receiver characterization, module-wide license         |             |
| Publication title  |   | Pub number  |
| M8030A Multi-Channel BERT - Data Sheet and Configuration Guide |   | 5992-1287E  |
|  |   | E001 2000EI |

| 6  |             |
|--|-------------|
| M9514A 14-slot AXIe Chassis - Data Sheet   | 5991-3908EN |
| Master Your MIPI M-PHY Receiver Test Using J-BERT M8020A - Application Brief                         | 5991-3959EN |
| How to Pass Receiver Test According to PCI Express CEM Specification - Application Note              | 5990-9208EN |
| Accurate Calibration of PCIe 3.0 Receiver Stress Signals - Application Note                          | 5990-6599EN |
| How to Test a MIPI M-PHY High-speed Receiver - Application Note                                      | 5991-2848EN |
| Master Your Next PCIe® 3 Receiver Test Using J-BERT M8020A - Application Note                        | 5991-4190EN |
| Master Your Next USB 3.x Designs with J-BERT M8020A - Application Note                               | 5991-4357EN |
| Characterizing and Verifying Compliance of 100 Gb Ethernet Components and Systems - Application Note | 5992-0019EN |

1. For serial numbers < DE55300500, this upgrade requires "return -to-factory".

### From Hewlett-Packard through Agilent to Keysight

For more than 75 years, we've been helping you unlock measurement insights. Our unique combination of hardware, software and people can help you reach your next breakthrough. Unlocking measurement insights since 1939.



#### **myKeysight**

#### myKeysight

www.keysight.com/find/mykeysight

Three-Year Warranty

A personalized view into the information most relevant to you.

#### www.keysight.com/find/ThreeYearWarranty

Keysight's committed to superior product quality and lower total cost of ownership. Keysight is the only test and measurement company with a three-year warranty standard on all instruments, worldwide. And, we provide a one-year warranty on many accessories, calibration devices, systems and custom products.



**Keysight Infoline** 

#### **Keysight Assurance Plans** www.keysight.com/find/AssurancePlans

Up to ten years of protection and no budgetary surprises to ensure your instruments are operating to specification, so you can rely on accurate measurements.

#### Keysight Infoline

#### www.keysight.com/find/service

Keysight's insight to best in class information management. Free access to your Keysight equipment company reports and e-library.

#### Keysight Channel Partners

#### www.keysight.com/find/channelpartners

Get the best of both worlds: Keysight's measurement expertise and product breadth, combined with channel partner convenience.

PCIe® and PCI Express® are registered trademarks of the PCI-SIG.

MIPI® service marks and logo marks are owned by MIPI Alliance, Inc. and any use of such marks by Keysight Technologies is under license. Other service marks and trade names are those of their respective owners.

For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

#### Americas

| Canada                  | (877) 894 4414                     |
|-------------------------|------------------------------------|
| Brazil                  | 55 11 3351 7010                    |
| Mexico<br>United States | 001 800 254 2440<br>(800) 829 4444 |
| Acia Pacific            |                                    |

#### Asia Pacific Australia

1 800 629 485 China 800 810 0189 Hong Kong 800 938 693 1 800 11 2626 India 0120 (421) 345 Japan Korea 080 769 0800 Malaysia 1 800 888 848 Singapore 1 800 375 8100 Taiwan 0800 047 866 Other AP Countries (65) 6375 8100

#### Europe & Middle East

| Austria        | 0800 001122   |
|----------------|---------------|
| Belgium        | 0800 58580    |
| Finland        | 0800 523252   |
| France         | 0805 980333   |
| Germany        | 0800 6270999  |
| Ireland        | 1800 832700   |
| Israel         | 1 809 343051  |
| Italy          | 800 599100    |
| Luxembourg     | +32 800 58580 |
| Netherlands    | 0800 0233200  |
| Russia         | 8800 5009286  |
| Spain          | 800 000154    |
| Sweden         | 0200 882255   |
| Switzerland    | 0800 805353   |
|                | Opt. 1 (DE)   |
|                | Opt. 2 (FR)   |
|                | Opt. 3 (IT)   |
| United Kingdom | 0800 0260637  |

United Kingdom

For other unlisted countries: www.keysight.com/find/contactus (BP-01-01-16)



#### www.keysight.com/go/quality

Keysight Technologies, Inc. DEKRA Certified ISO 9001:2008 Quality Management System

This information is subject to change without notice. © Keysight Technologies, 2015 - 2016 Published in USA, January 5, 2016 5992-1287EN www.keysight.com

